UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/608,085	06/30/2003	Yong-Sup Hwang	8733.873.00-US	8100
30827 7590 01/28/2008 MCKENNA LONG & ALDRIDGE LLP 1900 K STREET, NW			EXAMINER .	
			SCHECHTER, ANDREW M	
WASHINGTON, DC 20006			ART UNIT	PAPER NUMBER
			2871	· · · · · · · · · · · · · · · · · · ·
			MAIL DATE	DELIVERY MODE
			01/28/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	<u>·</u>						
		Application No.	Applicant(s)				
		10/608,085	HWANG ET AL.				
•	Office Action Summary	Examiner	Art Unit				
	· .	Andrew Schechter	2871				
Period fo	The MAILING DATE of this communication app	ears on the cover sheet with t	he correspondence address				
	• •	/ IO OFT TO EVOIDE A MONI	TI (O) OD TI UDTV (OO) DAVO				
- WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANS INSTRUCTION OF A STATE O	ATE OF THIS COMMUNICAT 36(a). In no event, however, may a reply will apply and will expire SIX (6) MONTHS acause the application to become ABAND	TION. be timely filed from the mailing date of this communication. ONED (35 U.S.C. § 133).				
Status							
1)⊠	Responsive to communication(s) filed on 20 O	ctober 2007					
2a)□	Responsive to communication(s) filed on <u>29 October 2007</u> . This action is FINAL . 2b) This action is non-final.						
3)□	,. <u></u>						
ا ا	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
		n parto gadyio, 1000 O.D. 11	1, 400 0.0. 210.				
Dispositi	ion of Claims						
4)⊠)⊠ Claim(s) <u>1-4,6,9-20,22 and 25-32</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)□	5) Claim(s) is/are allowed.						
6)⊠	6)⊠ Claim(s) <u>1-4,6,9-20,22 and 25-32</u> is/are rejected.						
7)	_						
8)□	Claim(s) are subject to restriction and/or	r election requirement.					
Applicati	ion Papers						
9)□	The specification is objected to by the Examine	r	·				
10)⊠ The drawing(s) filed on <u>30 June 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including the correct						
11)	The oath or declaration is objected to by the Ex						
	•						
•	under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35·U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:							
	1.⊠ Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
	3. Copies of the certified copies of the priority documents have been received in this National Stage						
	application from the International Bureau (PCT Rule 17.2(a)).						
* 5	See the attached detailed Office action for a list	of the certified copies not rec	eived.				
		ي					
Attachmen	•	_					
_	e of References Cited (PTO-892)	4) Interview Sumn					
	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08)	5) Notice of Inform	ail Date nal Patent Application				
	r No(s)/Mail Date	6) Other:					

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06) *

10/608,085 Art Unit: 2871

DETAILED ACTION

Request for Continued Examination

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 29 October 2007 has been entered.

Response to Arguments

2. Applicant's arguments filed 29 October 2007 have been fully considered but they are not persuasive. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 4. Claims 1-4, 6, 9-20, 22, 25-32 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

10/608,085 Art Unit: 2871

The amended limitations in claims 1 and 17 are unclear. The examiner assumes that "the first and second barrier metal layers include a metallic material" in lines 18 and 19-20, respectively, are meant to be "the first and second barrier metal layers each include the same metallic material".

Claims 2-4, 6, 9-16, 18-20, 22, 25-32 depend from claims 1 and 17.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-4, 6, 11, 12, 17-20, 22, 27, and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Kim*, U.S. Patent No. 6,043,511 in view of *Jo et al.*, US 2002/0081847, and further in view of *Onisawa et al.*, U.S. Patent No. 5,739,877.

Kim discloses [see Figs. 9-11 and 13A-13C] an array substrate for use in a liquid crystal display device, comprising a gate electrode [12], a gate line [11], and a gate pad electrode [13] on a substrate [100], wherein all of the gate electrode, the gate line, and the gate pad electrode have a double-layered structure including a first barrier metal layer [either Al-Nd or Cr] and an upper layer [either Mo or Al-Nd, respectively, see col. 6, lines 56-60], wherein the first barrier metal layer is interposed between the substrate and the upper layer; a gate insulating layer [20] on the substrate covering the double-layered gate electrode, gate line, and gate pad; an active layer [30] and an ohmic

10/608,085

Art Unit: 2871

contact layer [40] sequentially formed on the gate insulation layer and over the gate electrode; a data line [51] on the gate insulating layer crossing the gate line, source and drain electrodes [52, 53] contacting the ohmic contact layer, and a data pad electrode on the gate insulating layer [see Fig. 13B]; a passivation layer [60] formed on the gate insulation layer to cover the data line, source and drain electrodes, and data pad electrode, wherein the passivation layer has a drain contact hole exposing the drain electrode, a gate pad contact hole exposing the gate pad electrode, and a data pad contact hole exposing the data pad [see Fig. 13C], and a pixel electrode [70], a gate pad terminal and a data pad terminal all of which are formed of a transparent conductive material on the passivation layer [see col. 7, lines 18-21].

Kim does not disclose that the gate wiring is double-layered with the upper layer being a first copper layer, or that all of the data line, the source and drain electrodes, and the data pad electrode have a double-layered structure including a second barrier metal layer and a second copper layer, wherein the second barrier metal layer is interposed between the substrate and the second copper layer, and wherein the first and second barrier metal layers include a metallic material that has a good adhesive characteristic to the substrate and prevents a reaction between the second copper layer and both the active layer and the ohmic contact layer.

Jo discloses an analogous device with double-layered gate and data wiring [Cu on Mo], with first and second barrier metal layers [Mo] and a first and second copper layer as recited [paragraph 0050, for instance]. It would have been obvious to one of ordinary skill in the art at the time of the invention to use a [Mo-Cu] double-layers of Jo

10/608,085

Art Unit: 2871

for the gate and data wirings in the device of *Kim*, motivated by *Jo's* teaching that the copper provides low resistance, low cost wiring [paragraph 0011] improving the display quality [paragraph 0006] and having a second barrier layer of Mo overcomes problems involved in forming the copper wiring [paragraphs 0012-0013,etc.]. The examiner notes that the metallic material is Mo, and it inherently has the recited adhesive and protective properties since it is the same material used by the applicant.

Kim does not disclose that the gate wiring has a smooth taper shape without any steps on their sides. Jo does disclose this, as does Onisawa [see Fig. 1] which teaches that such gate lines should have a smooth taper rather than steps. It would have been obvious to one of ordinary skill in the art at the time of the invention to has such a tapered shape in the device of Kim, motivated by Onisawa's teaching that such a taper improves coverage of a film laminated thereon [col. 4, lines 9-12], for instance preventing breakage of the insulating film on the gate electrode and consequent short-circuits. Such a taper results in the sides of the first copper layer being inside of sides of the first barrier metal layer. Claim 1 is therefore unpatentable.

The above references disclose the method of forming the above array substrate, as recited in claim 17, so claim 17 is also unpatentable.

Kim discloses [see Fig. 9] that the gate electrode extends from the gate line and the gate pad electrode is at an end of the gate line, so claims 2 and 18 are also unpatentable. The source electrode extends from the data line, and the drain electrode is spaced apart from the source electrode, and the data pad electrode is at an end of the data line, so claims 3 and 19 are also unpatentable. Kim discloses [either

10/608,085

Art Unit: 2871

considering the drain contact hole to be the large opening in Fig. 13C, or more traditionally with reference to another embodiment, see Fig. 14, which can be equivalently used to reject claims 1 and 17] the pixel electrode disposed in a pixel region defined by the crossing of the gate and data line, wherein the pixel electrode contacts the drain electrode through the drain contact hole [see Fig. 13C, or element 56 in Fig. 14], wherein the gate pad terminal contacts the gate pad through the gate pad contact hole [14] and the data pad terminal contacts the data pad through the data pad contact hole [55], so claims 4 and 20 are also unpatentable. As discussed above, the metallic material is Mo, which inherently has a good adhesive characteristic to the substrate, so claims 6 and 22 are also unpatentable. *Kim* discloses that the gate insulation layer is an inorganic material selected from silicon nitride and silicon oxide [col. 4, lines 66-67], so claims 11 and 27 are also unpatentable. *Kim* discloses that the passivation layer can be made of silicon nitride [col. 5, lines 14-15], so claims 12 and 28 are also unpatentable.

7. Claims 9, 10, 25, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Kim*, U.S. Patent No. 6,043,511 in view of *Jo et al.*, US 2002/0081847 in view of *Onisawa et al.*, U.S. Patent No. 5,739,877 as applied above, and further in view of *Song*, U.S. Patent No. 6,091,464.

The above device does not disclose the storage capacitor recited in claims 9 and 25. Song does disclose a storage capacitor [see Figs. 4-5], comprising a portion of the gate line, a gate insulating layer as a dielectric layer, and a capacitor electrode which is formed simultaneously with the data lines, source and drain electrodes. It would have

10/608,085

Art Unit: 2871

been obvious to one of ordinary skill in the art at the time of the invention to form such a capacitor in the above device, motivated by *Song's* teaching that this provides a good storage capacitance while preventing shorts between neighboring pixel electrodes [col. 5, lines 24-35, for instance]. When this capacitor is formed in the above device, the capacitor electrode, made at the same time as the source/drain electrodes, will be double-layered, having the second barrier metal layer and the second copper layer. Claims 9 and 25 are therefore unpatentable. The double layer capacitor electrode would be connected in parallel with the pixel electrode through a contact hole [160] formed in the passivation layer, so claims 10 and 26 are also unpatentable.

8. Claims 13-16 and 29-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Kim*, U.S. Patent No. 6,043,511 in view of *Jo et al.*, US 2002/0081847 in view of *Onisawa et al.*, U.S. Patent No. 5,739,877 as applied above, and further in view of *Terakado et al.*, U.S. Patent No. 6,674,502.

The above device does not disclose a buffer layer between the substrate and the first barrier metal layer. *Terakado* discloses such a buffer layer [302], and it would have been obvious to one of ordinary skill in the art at the time of the invention to use such a barrier layer in the above device, motivated by *Terakado*'s teaching that this arrangement improves adhesion of the gate lines to the substrate [col. 10, lines 50-67]. Claims 13 and 29 are therefore unpatentable.

The buffer layer is silicon nitride [col. 11, lines 12-17], so claims 14 and 30 are also unpatentable. The metallic material has good adhesive characteristic to the buffer

layer, so claims 15 and 31 are also unpatentable. As discussed above, the metallic material is molybdenum, so claims 16 and 32 are also unpatentable.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew Schechter whose telephone number is (571) 272-2302. The examiner can normally be reached on Monday - Friday, 9:00 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Andrew Schechter
Primary Examiner

Technology Center 2800

22 January 2008